



1 THE UNITED STATES PATENT AND TRADEMARK OFFICE

2 Application Serial No. 109/420,635
3 Filing Date October 21, 1999
4 Inventor Werner Juengling
5 Assignee Micron Technology, Inc.
6 Group Art Unit 1746
7 Examiner Unknown
8 Attorney's Docket No. MI22-1243
9 Title: Semiconductor Processing Methods of Forming Devices on a Substrate,
10 Forming Device Arrays on a Substrate, Forming Conductive Lines on a
11 Substrate, and Forming Capacitor Arrays on a Substrate, and Integrated
12 Circuitry
13
14

RECEIVE

OCT 13 2000

GROUP 17

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

10 References - See attached Form PTO-1449

11 In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed
12 to the United States patents and other references listed on the attached Form PTO-
13 1449. No admission is made regarding whether all the submitted references are prior
14 art.

15 This Supplemental Information Disclosure Statement is being filed within three
16 months of the filing date of the application or before the mailing of a first Office
17 Action, whichever occurs last. Therefore, no fee is believed to be required. However,
18 in the event that a fee is required for filing this Supplemental Information Disclosure
19 Statement, please charge the fee specified under 37 C.F.R. §1.17(p) to Deposit Account
20 No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the
21 above fee.

RECEIVED
OCT 18 2000
TECHNOLOGY CENTER 2800

Citation of these references is respectfully requested.



Date: OCT 6, 2000

Respectfully submitted,

Frederick M. Fliegel, Ph.D.

Reg. No. 36,138

Wells, St. John, Roberts, Gregory & Matkin P.S.
601 W. First Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276

RECEIVED
OCT 17 2000
TC 2700 MAIL ROOM

RECEIVED
OCT 19 2000
TECHNOLOGY CENTER 2800